

# First International Computer, Inc

## Portable Computer Group HW Department

Board name : MotherBoard Schematic

Project : **MR055 / MR056**

Version : 0.2

Initial Date : May. 04 , 2007

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Nat name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting

Manager Sign by: AVERY

Drawing by : Jason Hsu

Total confirm by: Adam Cho

LAN Circuit check by:

Audio Circuit check by:

		<b>First International Computer, Inc.</b> SFL NO.300, Yang Guang St., Neih4 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751	
Title		<b>MR055 / MR056</b>	
Size	Document Number	Rev	0.2
C			
Date: Monday, August 27, 2007		Sheet	1 of 53

# 1. Schematic Page Description :

## MR055 / MR056 Schematic Ver:0.2

- |                               |                             |                                     |
|-------------------------------|-----------------------------|-------------------------------------|
| 1. Title                      | 21. ICH8M CPU/IDE/SATA(2/4) | 41. Screw Hole                      |
| 2. Schematic Page Description | 22. ICH8M GPIO(3/4)         | 42. Blank                           |
| 3. Block Diagram              | 23. ICH8M Power/GND(4/4)    | 43. PMX                             |
| 4. Annotations                | 24. LCD CNN                 | 44. Power Block Diagram*            |
| 5. Schematic Modify           | 25. CRT Port                | 45. CPU Core Power                  |
| 6. Timing Diagram             | 26. SPI Rom / Reset         | 46. ACIN / BATIN / ADPOUT1          |
| 7. DDRII Layout Guideline     | 27. HDD / ODD CNN           | 47. Charger / DCIN                  |
| 8. Merom Processor(1/2)       | 28. USB CNN                 | 48. 3/5VDDA/M , PMU3/5V             |
| 9. Merom Processor(2/2)       | 29. INT K/B / GP / SW CNN   | 49. 1.5VDDM / 1.2VDDM               |
| 10. CPU Thermal               | 30. DIP SW / LED / LID      | 50. 1.8VDDS/0.9VDDM/1.05V           |
| 11. GM965 Host(1/6)           | 31. PCIE GIGA LAN 88E8055   | 51. VDDCORE*                        |
| 12. GM965 DMI/Graph(2/6)      | 32. Transformer             | 52. MR055 Audio Board*(PA354)       |
| 13. GM965 DDR2(3/6)           | 33. PCIE Mini Card/ W-LAN   | 53. MR055 switch Xfer board* (GT2W) |
| 14. GM965 Power(4/6)          | 34. Robson / UMTS           |                                     |
| 15. GM965 Power(5/6)          | 35. New Card                |                                     |
| 16. GM965 Ground(6/6)         | 36. Card Reader             |                                     |
| 17. Clock Generator           | 37. Azalia ALC268GR- Codec  |                                     |
| 18. DDR2 SO-DIMM0             | 38. MAX9789AETJ+            |                                     |
| 19. DDR2 SO-DIMM1             | 39. HP / MIC IN JACK        |                                     |
| 20. ICH8M PCI/PCIE/DMI(1/4)   | 40. MDC CNN                 |                                     |

## 2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	Mini PCI (Wireless LAN)
AD27	X
AD29	Lan (Realtek RTL8101L)


IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Casacde)
IRQ3	LAN / MODEM
IRQ4	<del>Serial Port</del>
IRQ5	AUDIO / VGA / USB
IRQ6	<del>FLOPPY DISK</del>
IRQ7	<del>LPT</del>
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	<del>Cardbus</del>
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	<del>ECP</del>
DMA2	<del>FLOPPY DISK</del>
DMA3	AUDIO
DMA4	(Casacde)
DMA5	Unused
DMA6	Unused
DMA7	Unused


PCIINT	CHIP
IRQA	IEEE1394 (VIA VT6311S)
IRQB	LAN (Realtek RTL8101L)
IRQC	X
IRQD	X
IRQE / GPIO2	LAN (Realtek RTL8101L)
IRQE / GPIO3	X
IRQE / GPIO4	PASS0
IRQE / GPIO5	CRISIS

20051228A

REQ	CHIP
REQ0 / GNT0	X
REQ1 / GNT1	LAN (Realtek RTL8101L)
REQ2 / GNT2	X
REQ3 / GNT3	X
REQ4 / GNT4	X

 First International Computer, Inc. 5FL, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2) 8751-8751			
File	MR055 / MR056		
Size	Document Number	Rev	
C	Schematic Page Description	0.2	
Date:	Monday, August 27, 2007	Sheet	2 of 53

### 3. Block Diagram :



# 4. Nat name Description :

## Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON
3VDDA	3.3V always on power rail by DCON
3VDDS	3.3V power rail by PSUSC#
5VDDS	5.0V power rail by PSUSC#
3VDDM	3.3V switched power rail by SUSTAT_B#
5VDDM	5.0V switched power rail by SUSTAT_B#
VCC_CORE	Core Voltage for CPU
1.05VDDM	1.05V power rail for AGTL+ termination/Core for GMCH by SUSTAT_B#
1.5VDDM	1.5V power rail for CPU PLL/DMI;PCIE;DDRII DLLs for GMCH/Core;PCIE for ICH7m by SUSTAT_B#
1.8VDDS	1.8V power rail for DDRII by PSUSC#
0.9VDDT_DDRII	0.9V DDRII Termination Voltage by SUSTAT_B#

## Part Naming Conventions

C	=	Capacitor
CN	=	Connector
D	=	Diode
F	=	Fuse
L	=	Inductor
Q	=	Transistor
R	=	Resistor
RP	=	Resistor Pack
U	=	Arbitrary Logic Device
Y	=	Crystal and Osc

## Net Name Suffix

#	=	Active Low signal
---	---	-------------------

# 5. Board Stack up Description

## PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer(High Speed)
Layer 4		Stripline Layer(High Speed)
Layer 5		Power Plane
Layer 6		Solder Side, Microstrip signal Layer

	Single End Impedance	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SRC Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
Host Bus	55 ohm +/- 15%		
DDR2 CLK	42 ohm +/- 15%	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	55 ohm +/- 15%		85 ohm +/- 20%
DDR2 Bus	55 ohm +/- 15%		
DMI Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
PCIE Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SATA		95 ohm +/- 15%	100 ohm +/- 15%
SDVO	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
LVDS		100 ohm +/- 15%	100 ohm +/- 15%
USB		90 ohm +/- 15%	90 ohm +/- 15%
IEEE1394		110 ohm +/- 15%	110 ohm +/- 15%
Lan	50 ohm +/- 15%		

6.Schematic modify Item and History :

Power Rail	Ball Name	Destination	Voltage	S0 Current
VCC_CORE		Merom HFM: LFM:	1.0375V~?~1.3000V TBD~TBD	44A TBD
1.05VDDM	VCCP VTTC(VCCP) VCC VCC_PEG VCCR_RX_DMI VCC_AXM VCC1_05 VCCSUS1_05 VCCCL1_05 VCCLAN1_05	Merom: AGTL+ termination Crestline: AGTL+ termination Crestline: Core chipset Crestline: PCI Express Based Graphics Crestline: Rx and I/O Logic for DMI Crestline: Controller Link/ME voltage supply ICH8M: ICH8 Core ICH8M: ICH8M:	1.00V~1.05V~1.10V 0.9975V~1.05V~1.1025V 0.9975V~1.05V~1.1025V	4.5A 0.8A 1.3A
1.25VDDM	VCCA_SM VCCA_SM_CK VCCA_PEG_PLL VCCD_PEG_PLL VCC_DMI VCCA_HPLL VCCD_HPLL VCCA_MPLL VCCA_DPLLA VCCA_DPLLB VCC_AXG VCC_AXF VCC_DMI	Crestline: Crestline: Crestline: Crestline: Crestline: Crestline: Crestline: Crestline: Crestline: Crestline: Crestline: ICH8M:		
1.5VDDM	VCCA VCCD_QDAC VCCD_TV DAC VCCD_CRT VCCD_QDAC VCC1_5_A VCC1_5_B VCCSUS1_5 VCCGLAN1_5 VCCCL1_5 VCCUSBPLL VCCDMIPLL VCCSATAPLL VCCGLANPLL +1.5V TBD	Merom PLL Crestline: TV DAC Crestline: TV DAC Crestline: CRT Crestline: CRT ICH8M: I/O ICH8M: I/O ICH8M: Resume well I/O ICH8M: Integrated Gigabit LAN I/O ICH8M: Controller Link ICH8M: USB PLL ICH8M: DMI PLL ICH8M: SATA PLL ICH8M: Integrated Gigabit LAN PLL Mini Card: Express Card:	1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V	130mA 1.5A 60mA 24mA 320mA
1.8VDDS:	VCC_SM VCC_SM_CK VCCD_LVDS VCC_TX_LVDS VCCA_LVDS 1.8VDDS:	Crestline: I/O Voltage Crestline: Clock I/O Voltage Crestline: Crestline: Crestline: SO-DIMM:		3.1A
0.9VDDT_DDRII:		DDRII Terminator:	0.855V~0.9V~0.945V	1.0A

Need Modify

Power Rail	Ball Name	Destination	Voltage	S0 Current
2.5VDDM		945GM: PCIE analog 945GM: LVDS analog 945GM: LVDS I/O 945GM: CRT DAC CH7307:	2.32V~2.5V~2.625V 2.375V~2.5V~2.625V 2.375V~2.5V~2.625V 2.32V~2.5V~2.625V	2mA 10mA 60mA 70mA
3VDDM	VCCA_PEG_BG VCC_HV VCC_SYNC VCCA_CRT_DAC VCCA_TVA_DAC VCCA_TV_B_DAC VCCA_TV_C_DAC VCCA_DAC_BG	Crestline: PCI Express Base Graphics Crestline: HV buffer power Crestline: H/VSYN power Crestline: CRT DAC Crestline: TV Out Crestline: TV Out Crestline: TV Out Crestline: TV DAC  ICH7m: Mini Card: Express Card: CLK Generator: ICS954226 KBC: KB3886 Flash ROM: BIOS Azalia Codec: ALC260 Azalia MDC: HDD: SATA	3.135V~3.3V~3.465V 3.135V~3.3V~3.465V        3.135V~3.3V~3.465V  3.0V~3.3V~3.6V	40mA 120mA        400mA
3VDDS		Lan: Broadcom BCM4401 Card Reader: SD/MMC/MS Azalia MDC: For wake up	3.0V~3.3V~3.6V	
3VDDA		ICH7m: ICH7m: ICH7m: LCD:	   3.0V~3.3V~3.6V	1.0A
5VDDM		Azalia Codec: ALC260 Azalia MDC: HDD: SATA ODD: PATA Audio AMP: G1420 Inverter:	3.0V~3.3V~3.6V  4.75V~5.0V~5.25V 4.75V~5.0V~5.25V	Max: 1.0A ; R/W Max: 1.8A ; R/W: 900mA
5VDDS		USB: x 4 ports	5V	2.0A
PMU3V		EC: PMU08 ICH7m: RTC		

Page22 RF\_ON# change to RF\_ON  
Page22 UMTS\_ON change to UMT S\_OFF#  
Page43 VOR0 change to VOR#



First International Computer, Inc.  
SFL NO.300, Yang Guang St., Neihu  
114 TAIPEI, TAIWAN, R.O.C.  
(886-2) 8751-8751

Title

MR055 / MR056

Size

C

Document Number

Schematic Modify

Date

Monday, August 27, 2007

Sheet

5


of

53


Rev

0.2



7. power on & off & S3 Sequence :



S3 SUSPEND AND RESUME TIMING



BATTERY ONLY POWER ON TIMING




# 8. Layout Guideline :

## Crestline DDRII Layout Guidelines

### DDRII Signal Groups

Group	Signal Name	Length Matching and Length Formulas
Data	SA_DQ[63..0]/SB_DQ[63..0] SA_DM[7..0]/SB_DM[7..0] SA_DQS[7..0]/SB_DQS[7..0]	
Address	SA_MA[13..0]/SB_MA[13..0] SA_BS[2..0]/SB_BS[2..0] SA_RAS#/SB_RAS# SA_CAS#/SB_CAS# SA_WE#/SB_WE#	
Control	SM_CKE[3..0] SM_ODT[3..0]	
Clock	SM_CLK[3..0] SM_CK[3..0]	
FeedBack	SA_RCVENOUT#/SB_RCVENOUT# SA_RCVENIN#/SB_RCVENIN#	

### CLK group : SM\_CLK[3..0],SM\_CK[3..0]




Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	42 +/- 15%
Differential Mode Impedance	70 +/- 20%
Nominal Trace Width	Inner Layer : 7 mils Outer Layer : 8 mils
Nominal CK to CK# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum Serpentine Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Spacing to Other DDR2	Inner Layer : 16 mils Outer Layer : 20 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	1000 mils +/- 250 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 4500 mils
Maximim Via Count	2 (Per side)
SCK to SCK# Length Matching (Total Length)	Match total length to within 5 mils
Clock to Clock Length Match (Total Length)	Match Channel A clocks to X0 +/- 20mils Match Channel A clocks to X1 +/- 20mils
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4/12 mils to other DDR2 Outer Layer : 5/15 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exception s (Reduce geometries for SO-DIMM break-in region)	CK to CK# spacing rule waived at connector spacing of 15 mils to other DDR2 Max. breakin length is 2 00 mils

### Feedback group :

SA\_RCVENIN#],SA\_RCVENOUT#],SB\_RVENIN#],SB\_RCVENOUT#]

These signals are routed internally on the GMCH package and don't require any routing on the MB. As a result, can be left as NC.


### Control group : SM\_CKE[3..0],SM\_CS#[3..0],SM\_ODT[3..0]



Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CTRL Trace Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 200 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK/SCK# Length Matching (Total Length including package)	(CLK-1.0") <= CTRL <= (CLK-0.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils


### Command group :

SA\_MA[13..0],SB\_MA[13..0],SA\_BS[2..0],SB\_BS[2..0],SA\_RAS#],SB\_RAS#],SA\_CAS#],SB\_CAS#],SA\_WE#],SB\_WE#]




Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CMD Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK/SCK# Length Matching (Total Length including package)	(CLK-1.0") <= CMD <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

### Data group : SA\_DQ[63..0],SB\_DQ[63..0],SA\_DM[7..0],SB\_DM[7..0]




Topology	Point-to-Point
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQ Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 8 mils
Minimum Serpentine Spacing	Same as DQ-to-DQ routing
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Maximim Via Count	2
DQ/DM to DQS Length Matching (Total Length including package)	Match DQ/DM to (SDQS - 200mils) +/- 20mils, per byte lane
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

### Data Strobe group : SA\_DQS[7..0],SA\_DQS#[7..0],SB\_DQS[7..0],SB\_DQS#[7..0]




Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	55 +/- 15%
Differential Mode Impedance	85 +/- 20%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Nominal DQS to DQS# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQS to DQ Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Serpentine Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Maximim Via Count	2 (Per side)
DQS to DQS# Length Matching	Match total length to within 5 mils
Clock to Clock Length Match (Total Length include package)	(CLK-0.5") <= DQS <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 8 mils to other DDR2 Outer Layer : 10 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	DQS to DQS# spacing rule waived at connector spacing of 10 mils to other DDR2 Max. breakin length is 2 00 mils




Route to TP via and place gnd via w/in 100mils



A#[32-39], APM#[0-1]: Leave escape routing area for future functionality



Zo=55ohm, 0.5" max for GTLREF. Space any other switch signals away from GTLREF with a minimum of 25mils. Don't follow the GTLREF routing to create splits or discontinuities in the reference planes of the FSB signals





H\_PWRGD rise time :  
Max : 15ns


Place C7 close to the CPU\_TEST4 pin.  
Make sure CPU\_TEST4 routing is reference to GND and away from other noisy signals.

## VCCP=1.05VDDM


Topology : FERR#




Topology : PWRGOOD




Topology : CPUSLP#




Topology : INTR, NMI, A20M#, DPSLP#, IGNEE#, INIT#, SMI#, STPCLK#



Topology : RESET#



Topology : THERMTRIP#



## Processor ITP Signal Default Strapping When ITP-XDP & ITP700FLEX Debug Port Not Used.

Signal	Resistor Value	Connect To	Resistor Placement
TDI	54.9 OHM +/-5%	VCCP	Within 2.0" of the CPU
TMS	54.9 OHM +/-5%	VCCP	Within 2.0" of the CPU
TRST#	649 OHM +/-5%	GND	Within 2.0" of the CPU
TCK	54.9 OHM +/-5%	GND	Within 2.0" of the CPU
TDO	OPEN	NC	N/A

## FSB Common Clock Signal Layout Guide :

Signal	Resistor Value	Connect To	Resistor Placement
TDI	54.9 OHM +/-5%	VCCP	Within 2.0" of the CPU
TMS	54.9 OHM +/-5%	VCCP	Within 2.0" of the CPU
TRST#	649 OHM +/-5%	GND	Within 2.0" of the CPU
TCK	54.9 OHM +/-5%	GND	Within 2.0" of the CPU
TDO	OPEN	NC	N/A

## FSB Source Synchronous Data Length Variation and Strobe Matching Requirements :

Signals Name	Signals Matching	Strobes associated with the group	Strobe-to-Strobe Complement Matching
DATA#[15..0], DINV0#	+/- 100 mils	DSTBP0#, DSTBN0#	+/- 25 mils
DATA#[31..16], DINV1#	+/- 100 mils	DSTBP1#, DSTBN1#	+/- 25 mils
DATA#[47..32], DINV2#	+/- 100 mils	DSTBP2#, DSTBN2#	+/- 25 mils
DATA#[63..48], DINV3#	+/- 100 mils	DSTBP3#, DSTBN3#	+/- 25 mils

## FSB Source Synchronous Data Signal Routing Topology# 1 :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Width & Spacing (mils)	Data-to-Data, Strobe-to-strobe	Strobe-to-Data
DINV# [3..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 8 mils		N/A
DATA#[63..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 8 mils		N/A
DSTBN# [3..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 12 mils		4 & 12 mils
DSTBP# [3..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 12 mils		4 & 12 mils

## FSB Source Synchronous Address Length Variation and Strobe Matching Requirements :

Signals Name	Signals Matching	Strobes associated with the group	Strobe to Assoc. Address Signal Matching
AR#[16..3], REQ#[4..0]	+/- 200 mils	ADSTB0#	+/- 200 mils
AR#[31..17]	+/- 200 mils	ADSTB1#	+/- 200 mils

\*\*\* No length matching requirements exist between ADSTB0# and ADSTB1#

## FSB Source Synchronous Address Signal Routing :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Width & Spacing (mils)
Address#[31..3]	Strip-line	0.5 - 6.5 inch	55 +/-15%	4 & 8 mils
REQ#[4..0]	Strip-line	0.5 - 6.5 inch	55 +/-15%	4 & 8 mils
ADSTB#[1..0]	Strip-line	0.5 - 6.5 inch	55 +/-15%	4 & 8 mils

**First International Computer, Inc.**  
SFL NO.300, Yang Guang St., Neli  
114 TAIPEI, TAIWAN, R.O.C.  
(886-2) 8751-8751

File: **MR055 / MR056**  
Size: **Merom Processor (1/2)**  
Date: **Monday, August 27, 2007**  
Sheet: **8** of **53**



HFM  
ICC=41A

Place these inside socket cavity on L8  
(North side secondary)

Place these inside socket cavity on L8  
(South side secondary)

Place these inside socket cavity on L1  
(North side Primary)

Place these inside socket cavity on L1  
(South side Primary)

1.05VDDM  
ICCP=4.5A, 180mils

Place these inside socket cavity on L8  
(North side secondary)

1.5VDDM  
ICCA=130mA, 20mils

Place C?  
Close To pin  
B26

Route VCCSENSE and VSSSENSE traces  
at 27.4 ohms with 50mils spacing.  
Place PU and PD within 1 inch of CPU

(45) VCORE\_CPU — VCORE\_CPU  
(8,11,14,15,17,21,23,50) 1.05VDDM — 1.05VDDM  
(14,15,20,21,23,33,36,49) 1.5VDDM — 1.5VDDM

L8D		
A4	VSS[001]	VSS[001]
A8	VSS[002]	VSS[002]
A11	VSS[003]	VSS[003]
A14	VSS[004]	VSS[004]
A16	VSS[005]	VSS[005]
A19	VSS[006]	VSS[006]
A23	VSS[007]	VSS[007]
A27	VSS[008]	VSS[008]
B6	VSS[009]	VSS[009]
B9	VSS[010]	VSS[010]
B11	VSS[011]	VSS[011]
B13	VSS[012]	VSS[012]
B16	VSS[013]	VSS[013]
B19	VSS[014]	VSS[014]
B21	VSS[015]	VSS[015]
B24	VSS[016]	VSS[016]
C6	VSS[017]	VSS[017]
C9	VSS[018]	VSS[018]
C11	VSS[019]	VSS[019]
C14	VSS[020]	VSS[020]
C16	VSS[021]	VSS[021]
C19	VSS[022]	VSS[022]
C22	VSS[023]	VSS[023]
C25	VSS[024]	VSS[024]
C28	VSS[025]	VSS[025]
D4	VSS[026]	VSS[026]
D8	VSS[027]	VSS[027]
D11	VSS[028]	VSS[028]
D13	VSS[029]	VSS[029]
D16	VSS[030]	VSS[030]
D19	VSS[031]	VSS[031]
D22	VSS[032]	VSS[032]
D25	VSS[033]	VSS[033]
E3	VSS[034]	VSS[034]
E6	VSS[035]	VSS[035]
E8	VSS[036]	VSS[036]
E11	VSS[037]	VSS[037]
E14	VSS[038]	VSS[038]
E16	VSS[039]	VSS[039]
E19	VSS[040]	VSS[040]
E21	VSS[041]	VSS[041]
E24	VSS[042]	VSS[042]
F3	VSS[043]	VSS[043]
F6	VSS[044]	VSS[044]
F8	VSS[045]	VSS[045]
F11	VSS[046]	VSS[046]
F13	VSS[047]	VSS[047]
F16	VSS[048]	VSS[048]
F19	VSS[049]	VSS[049]
F22	VSS[050]	VSS[050]
F25	VSS[051]	VSS[051]
G4	VSS[052]	VSS[052]
G11	VSS[053]	VSS[053]
G14	VSS[054]	VSS[054]
G23	VSS[055]	VSS[055]
G26	VSS[056]	VSS[056]
H3	VSS[057]	VSS[057]
H6	VSS[058]	VSS[058]
H21	VSS[059]	VSS[059]
H24	VSS[060]	VSS[060]
J6	VSS[061]	VSS[061]
J22	VSS[062]	VSS[062]
J25	VSS[063]	VSS[063]
K1	VSS[064]	VSS[064]
K4	VSS[065]	VSS[065]
K23	VSS[066]	VSS[066]
K26	VSS[067]	VSS[067]
L3	VSS[068]	VSS[068]
L6	VSS[069]	VSS[069]
L21	VSS[070]	VSS[070]
L24	VSS[071]	VSS[071]
M2	VSS[072]	VSS[072]
M6	VSS[073]	VSS[073]
M22	VSS[074]	VSS[074]
M25	VSS[075]	VSS[075]
N1	VSS[076]	VSS[076]
N11	VSS[077]	VSS[077]
N4	VSS[078]	VSS[078]
N23	VSS[079]	VSS[079]
N26	VSS[080]	VSS[080]
P3	VSS[081]	VSS[081]

**First International Computer, Inc.**  
6FL AND 300 Yang Guang St. Neihu  
114 TAIPEI, TAIWAN, R.O.C  
(886-2) 8751-8751

File: **MR055 / MR056**


Size	Document Number	Rev
C	<b>Yonah Processor (2/2)</b>	0.2

Date: Monday, August 27, 2007 Sheet 9 of 53

hexainf@hotmail.com



NB GL960 : 05-23843-01  
NB GM965 : 05-23798-01 (REV. C0)



(6,9,14,15,17,21,23,50) 1.05VDDM 1.05VDDM


**FI** First International Computer, Inc.  
SFL\_NO.300, Yang Guang St., Neihu  
114 TAIPEI, TAIWAN, ROC  
(886-2)8751-8751

**Confidential**

File: **MR055 / MR056**  
Size: C Document Number: **Crestline Host (1/6)** Rev: 0.2  
Date: Monday, August 27, 2007 Sheet: 11 of 53


hexaint@hotmail.com





# TV DAC Routing Guideline

1. The minimum spacing between each RGB is 40-mils while 50-mils is preferred
2. RGB signals should be routed on the same layer, have a similar number of bends, same number of vias
3. All routing should be done with ground referencing as well
4. TV DAC route lengths should be length match to within 200 mils



First International Computer, Inc.  
5FL NO.300, Yang Guang St., Nansu  
114 TAIPEI, TAIWAN, R.O.C.  
(886-2)951-8751

**Confidential**

Title **MR055 / MR056**


Size C Document Number **Crestline DDR2 (3/6)** Rev 0.2

Date: Monday, August 27, 2007 Printed 13 of 53











# DMI Routing Guideline




Breakout/in LA/LZ	Main Route LB/LY	Main Route LD/LW	Breakout/in LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip

Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Diddential Pair-Pitch	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 22 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (GMCH Breakout)	Max = 400 mils	
Trace Length-LB (GMCH Breakout to Via2)	Max = 3600 mils	
Trace Length-LC (Via2 to Via3)	Max = 5900 mils	
Trace Length-LD (Via3 to ICH7m Breakout)	Max = 3600 mils	
Trace Length-LE (ICH7m Breakout )	Max = 400 mils	
Trace Length-L1 (LA+LB+LC+LD+LE)	Max = 8000 mils	
Trace Length-LV (ICH7m Breakout)	Max = 400 mils	
Trace Length-LW (ICH7m Breakout to Via2)	Max = 3600 mils	
Trace Length-LX (Via2 to Via3)	Max = 5900 mils	
Trace Length-LY (Via3 to GMCH Breakout)	Max = 3600 mils	
Trace Length-LZ (GMCH Breakout)	Max = 400 mils	
Trace Length-L2 (LV+LW+LX+LY+LZ)	Max = 8000 mils	

\*\*\* When routing near the edge of their reference plane , trace should maintain at least 40 mils space to the edge of the plane  
\*\*\* Match the trace lengths of the complementary signals within each different ial pair to +/- 5 mils




# PCIE Routing Guideline



Breakout/in LA/LZ	Main Route LB/LC/LY	Main Route LD/LW	Breakout/in LE/LV
Stripline	Microstrip	Same Routing layer as LE/LV	
		Microstrip	
Parameter	Main Route Guideline		Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%		55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils		
Nominal Differential Trace S pace	Inner Layer : 7 mils Outer Layer : 7 mils		Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils		Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 20 mils Outer Layer : 20 mils		Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground		Ground
Splits/Voids	No routing over plane splits No routing over voids		
Trace Length-LA (ICH7m Breakout)	Max = 400 mils		
Trace Length-LB (ICH7m Breakout to AC cap)	Max = 10750 mils		
Trace Length-LC (AC cap to PCIe CN)	Max = 10750 mils		
Trace Length-L1 (LA+LB+LC)	Max = 12000 mils		
Trace Length-LY (PCIe CN to ICH7m Breakout)	Max = 11950 mils		
Trace Length-LZ (ICH7m Breakout)	Max = 400 mils		
Trace Length-L2 (LY+LZ)	Max = 12000 mils		

\*\*\* When routing near the edge of their reference plane , trace should maintain at least 40 mils space to the edge of the plane  
\*\*\* Match the trace lengths of the complementary signals within each different ial pair to +/- 5 mils






FSC	FSB	FSA	Host Clock Frequency MHz
CPU_BSEL2	CPU_BSEL1	CPU_BSEL0	
0	1	1	166
0	1	0	200

SS3	SS2	SS1	SS0	Spread Mode	Spread Amount %
0	0	0	0	DOWN	0.8
0	0	0	1	DOWN	1.0
0	0	1	0	DOWN	1.25
0	0	1	1	DOWN	1.5
0	1	0	0	DOWN	1.75
0	1	0	1	DOWN	2.0
0	1	1	0	DOWN	2.5
0	1	1	1	DOWN	3.0

SS3	SS2	SS1	SS0	Spread Mode	Spread Amount %
1	0	0	0	Center	+/- 0.3
1	0	0	1	Center	+/- 0.4
1	0	1	0	Center	+/- 0.5
1	0	1	1	Center	+/- 0.6
1	1	0	0	Center	+/- 0.8
1	1	0	1	Center	+/- 1.0
1	1	1	0	Center	+/- 1.25
1	1	1	1	Center	+/- 1.5



(8,9,11,14,15,21,23,50) 1.05VDDM  
(12,15,23,49) 1.25VDDM  
(10,12,15,16,20,22,27,29,31,33,35,37,43,45,48,51) 3VDDM

**First International Computer, Inc.**  
SFL NO.330/1st Guang St. Neihu  
114 TAIPEI, TAIWAN, R.O.C.  
(886-2)8751-8751


**Confidential**

Title: **MR055 / MR056**  
Size: C Document Number: **Clock Generator IC ICS9LP505-1** Rev: 0.2  
Date: Monday, August 27, 2007 Sheet: 17 of 53


hexaint@hotmail.com

***SO-DIMMO***

Place one cap close to every 2 pu llup resistors terminated to 0.9VDDT DDRII



10,12,15,17,19,20,22...27,29...31,33...35,37,43,48,51) 3VDDM ○ — ○ 3VDDM  
(12,19,50) DDR\_VREF ○ — ○ DDR\_VREF  
(12,14,15,19,50) 1.8VDD5 ○ — ○ 1.8VDD5  
(19,50) DDR\_0.9VDDM ○ — ○ DDR\_0.9VDDM

***SO-DIMM1***

- Place one cap close to every 2 pullup resistors terminated to 0.9VDDT\_DDRII


- 200 mils

160 mils

Place these 0.1uF caps near So-Dimm1 pin79~pin115 area

Place these 2.2uF caps near So-Dimm1


(10,12,15,17,18,20,22...27,29,31,33,35,37,43,48&51) 3VDDM ○ — 3VDDM  
(12,18,50) DDR\_VREF ○ — DDR\_VREF  
(12,14,15,18&50) 1.8VDD5 ○ — 1.8VDD5  
(18,50) DDR\_0.9VDDM ○ — DDR\_0.9VDDM

 <b>First International Computer, Inc.</b> SFL_NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, ROC (886-2) 8751-8751	
Title <b>MR055 / MR056</b>	
Size C	Document Number <b>DDR2 SDRAM SO-DIMM1</b>
Date: <b>Monday, August 27, 2007</b>	Sheet <b>19</b> of <b>53</b>
Rev. <b>0.2</b>	

hexaint@hotmail.com



# RTC Circuit










# LVDS Interface

## LVDS Signal Group Routing Guideline



Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Differential Mode Impedance	100 +/- 20%
Nominal Trace Width	4 mils
Nominal Pair Spacing (Edge to edge)	7 mils
Minimum Pair-to-Pair Spacing	20 mils
Minimum Serpentine Spacing	20 mils
Minimum Spacing to Other LVDS	20 mils
Minimum Isolation Spacing to no n-LVDS	20 mils
Maximim Via Count	2 (per line)
Package Length Range - P1	750 mils +/- 250 mils
Total MB Length - TL1	Max = 10"
Length Matching with Pair	Matching to within +/- 20mils
Clock to Data Length Mat ching (Total Length)	Matching Data to Clock within +/- 20mils
Clock A to Clock B Length Matching	Match Clock A to B within +/- 20mils
Breakout Exceptions (Reduce geometries for GMCH break-out region)	4/4 mils spacing allowed and 10 mils Pair-to-Pair spacing allowed Max. breakout length is 500 mils



\*\*\*Cable Length must be less than 16"








## SPI Interface



(10,12,15,17,20,22,25,27,29,31,33,35,37,43,45,48,51) 3VDDM ○ 3VDDM  
(10,20,24,30,31,33,35,40,43,46,48,50) 3VDDA ○ 3VDDA

 <b>First International Computer, Inc.</b> SFL_NO.300, Yang Guang St., Nei4 114 TAIPEI, TAIWAN, ROC (886-2) 8751-8751	
File	MR055 / MR056
Size	Document Number
C	BIOS
Date:	Monday, August 27, 2007
Sheet	26 of 53
Rev	0.2

# NOTE

SATA differential stripline 20:5:6:5:20  
SATA differential microstripline 20:6:6:6:20  
請包GROUND



## SATA Layout Note:


MS or SL:

6mils 6mils 6mils 6mils  
20mils 6mils 20mils 6mils 20mils


TX

RX

- \* Zdiff = 100 Ohm +/- 10%. TX & RX should refer GND.No via & stubs.The Best layer is Top.
- \* TX/RX trace length < 2 inches.
- \* TX+/- need matching trace ±10 mils length.
- \* RX+/- need matching trace ±10 mils length.
- \* SATA Pair to Pair Trace matching trace ±10 mils length.



## CD-ROM CNN



### IDE Signals

Signals	MAX Length (inch)	Width (mils)	Space (mils)
IDE_PDD[15:0]	8	5	10
IDE_SDD[15:0]	8	5	10
IDE_PDA0-2	8	5	10
IDE_SDA0-2	8	5	10
IDE_PDCS 10-30#	8	5	10
IDE_PDDREQ	8	5	10
IDE_SDDREQ	8	5	10
IDE_PDIOW#	8	5	10
IDE_PATADET	8	5	10
IDE_SATADET	8	5	10
IDE_PDDACK#	8	5	10
IDE_SDDACK#	8	5	10

**First International Computer, Inc.**  
5FL AND 300 Yang Guang St. Neihu  
114 TAIPEI, TAIWAN, R.O.C.  
(886-2)8751-6751


**Confidential**

File: **MR055 / MR056**  
Size: Document Number  
C: **HDD & ODD CNN**  
Date: Monday, August 27, 2007 Sheet 27 of 53

hexaint@hotmail.com


5 mil \_\_\_\_\_ GND\_POWER  
 5 mil \_\_\_\_\_ 10 mil USB20\_P+  
 5 mil \_\_\_\_\_ 5 mil USB20\_P-  
 5 mil \_\_\_\_\_ 10 mil GND\_POWER

USBP+/- must same length



Add on 5/4/07

X,Y follow PA354 CN12




5 mil \_\_\_\_\_ GND\_POWER  
 5 mil \_\_\_\_\_ 10 mil USB\_PN0  
 5 mil \_\_\_\_\_ 5 mil USB\_PP0  
 5 mil \_\_\_\_\_ 10 mil GND\_POWER  
 USBP+/- must same length


GND\_POWER \_\_\_\_\_ 5 mil  
 USB\_PN0 \_\_\_\_\_ 10 mil  
 USB\_PP0 \_\_\_\_\_ 5 mil  
 GND\_POWER \_\_\_\_\_ 10 mil  
 USBP+/- must same length

(23,30,45,48,51) 5VDDA O 5VDDA


 <b>First International Computer, Inc.</b> 3FL, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (863-2)8751-6751		
File: MR055 / MR056		
Size: C	Document Number: USB CNN	Rev: 0.2
Date: Monday, August 27, 2007	Sheet: 28	of: 53





## DIP SWITCH



## LID Switch




## Power indicator





## LED indicator control logic

## Charge indicator



## Wireless indicator




- (43,48) PMUVS ○ PMUVS
- (10,20,24,26,31,33,35,40,43,46,48,50) 3VDDA ○ 3VDDA
- (23,28,45,48,51) 5VDDA ○ 5VDDA
- (10,12,15,17,20,22,27,29,31,33,35,37,43,45,48,51) 3VDDM ○ 3VDDM
- (10,23,25,27,29,36,38,39,48) 5VDDM ○ 5VDDM

Confidential

<b>First International Computer, Inc.</b> 3FL AND 300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (863-2)8751-6751		
File	MR055 / MR056	
Size	Document Number	Rev
C	LED / SW CN	0.2
Date	Monday, August 27, 2007	Sheet 30 of 53

Xa: PHY use 88E8055  
Pa: PHY use 88E8039

	for 88E8055	for 88E8039
Ra	N.U	Stuiff
Rc	4.87K(11~14675-00)	2K(11~14267-00)




#### Layout Guide

1. The Lan Chip should be placed as close as possible to the transfer.
2. The resistor connected to RSET pin should be placed near to the Lan Chip, and away from signal traces(ex:MDIO/-) and clock signals as far as possible.
3. The transfer should be placed as close as possible to the RJ45 connector.
4. The crystal should be placed far away from I/O ports and high frequency signal.
5. The termination resistors and capacitors should be placed closely to the Lan Chip.
6. The decoupling capacitors should be placed as close as possible to the power pins, such that the distance from IC power pin to the capacitor is within 200mils.
7. Traces routed from the Lan Chip to the transfer, and to the RJ45 connector should be as short as possible.
8. The 10-12cm maximum length between Lan Chip and transfer is achievable only when there's no interferences around.
9. All 4 pairs of the differential resistor(49.9k) must close to Lan Chip, and make them 4pairs as same as distant.
10. PLACE GND PLANE AS LARGE AS POSSIBLE
11. If power pins are next to each other and there is not much room to accommodate multiple capacitors, then the power pins can share the same capacitors.
12. It's important to separate digital signals from analog signals. If it is unavoidable to cross digital signals with analog power do it at 90 degree angle.
13. The digital power plane should be separated from analog areas.
14. All analog decoupling capacitors should be placed as close to the IC as possible and the traces should be short.
15. The Lan Chip pin 1 facing the transformer, then you can make the signal shorter.

(32) AVDD\_LAN ○ AVDD\_LAN  
(10,12,15,17,20,22,27,29,30,33,35,37,43,45,48,51) 3VDDM ○ 3VDDM  
(10,20,24,26,30,33,35,40,43,46,48,50) 3VDDA ○ 3VDDA


<b>First International Computer, Inc.</b> 5FL AND 300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751		
<b>Confidential</b>		
File	MR055 / MR056	
Size	Document Number	Rev
C	PCIE GIGA LAN PHY 88E8055	0.2
Date	Monday, August 27, 2007	Sheet 31 of 53

TX 100 ohm ----> trace 4 mil , space 10 mil  
 RX 50 mil space from other signals  
 Total Trace Length no more than 4.8"  
 2 Differential pairs must have the same length




Xa: Transformer use LFE9248(12-01904-01)  
 Pa: Transformer use LFE8466(12-02109-01)

Add on 5/7/07





These 3 capacitor s across the CHASSIS\_GND to GND split, are located below the magnetics module. Place as close as possible to the magnetics module.

Add on 06/04



	for 88E8055	for 88E8039
Rc	STUFF	NU
La	STUFF	NU


Add on 5/7/07



<b>First International Computer, Inc.</b>		<b>Confidential</b>
5FL IND 300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751		
Title: <b>MR055 / MR056</b>		
Size: <b>C</b>	Document Number: <b>TRANSFORMER</b>	Rev: <b>0.2</b>
Date: <b>Monday, August 27, 2007</b>	Sheet: <b>32</b>	of <b>53</b>




# PCIE Mini Card for Wireless Lan



(10,20,24,26,30,31,34,35,40,43,46,48,50) 3VDDA  
(10,12,15,17,20,22,27,29,31,34,35,37,43,45,48,51) 3VDDM  
(9,14,15,20,21,23,34,35,49) 1.5VDDM


<b>First International Computer, Inc.</b>	
5FL, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751	
File	MR055 / MR056
Size	Document Number
C	PCIE Mini Card
Date	Modified August 27, 2007
Sheet	33 of 53
Rev	0.2

檔




SIM Card CN

## New Card(express card)



X,Y follow LM10W ME drawing 5/10  
ME engineers need to check



(10,20,24,26,30,31,33,34,40,43,46,48,50) 3VDDM  
(9,14,15,20,21,23,33,34,49) 1.5VDDM  
(10,12,15,17,20,22,27,29,31,33,34,37,43,45,48,51) 3VDDA

3VDDM  
1.5VDDM  
3VDDA

First International Computer, Inc. 2/F, NO.300 Yang Guang St, Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751	
<b>Confidential</b>	
File	MR055 / MR056
Size	Document Number
C	New Card
Date	Monday, August 27, 2007
Sheet	35 of 53
Rev	0.2

hexainf@hotmail.com




10mil GND\_POWER  
 10mil 10mil AZALIA\_PCBEEP  
 10mil 10mil GND\_POWER  
 10mil 10mil GND\_POWER  
 10mil 10mil AZALIA\_BITCLK  
 10mil 10mil GND\_POWER

# AC97/AZALIA CODEC DUAL LAYOUT USE AL883 GR / AZALIA


## Layout guide :

1. Close to codec.
2. Realtek suggested that layout trace of the sense pin should away form any analog trace because sensing current might distorts the audio performance (The bottom lay is best choice).





## Layout guide :



1. The codec is partitioned into a digital and analog sections to help isolated noisy digital circuitry from quiet analog circuitry.
2. The layout separates the analog and digital planes with a 60 to 100 mils gap and connect them at one point beneath the codec with a 50 mils wide blink.
3. Never route digital traces or digital planes under the analog ground areas. Analog components should be located over analog planes (ground and power planes) and digital components should be located over digital planes.



A_GND	10mil
SPK_OUT_R /	10mil
HP_OUT_L	10mil
A_GND	10mil
SPK_OUT_R /	10mil
HP_OUT_L	10mil
A_GND	10mil





<b>First International Computer, Inc.</b> 2F, NO.300, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
File	MR055 / MR056
Size	Document Number
C	Azalia ALC883GR - Codec
Date	Monday, August 27, 2007
Sheet	37 of 53
Rev	0.2




SPKR\_EN# = High :Disable Speaker Amplifiers  
HP\_EN = Low :Disable the Headphone Amplifiers



## AMP MUTE#



(10,12,15,17,,20,22,27,28,31,33,35,37,43,45,48,51) 3VDDM ○ 3VDDM  
(10,23,25,27,29,30,36,38,48) 5VDDM ○ 5VDDM  
(37) AVDD5 ○ AVDD5



Connect the exposed thermal pad to AUDIO\_GND



## Speaker Mode gain(Max)

GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

**First International Computer, Inc.**  
2FL, NO.300,Yong Guang St., Neihu  
114 TAIPEI, TAIWAN, R.O.C.  
(886-2)8751-6751



File: **MR055 / MR056**

Size: C Document Number: **Azalia ALC883GR- Codec** Rev: 0.2

Date: Monday, August 27, 2007 Sheet: 38 of 53




MDC 1.5 CNN



Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7(stripline)	L1 = 0.1"-15" L2 = 0.5"-1.5" L3 = 0.5"

\*\*\* Breakout can be routed 4 on 4 up to 400 mils



(10,20, 24,26,30,31,33, 35,43,46,48, 50) 3VDDA 3VDDA



First International Computer, Inc.  
2FL, NO.300, Yang Guang St., Neihu  
114 TAIPEI, TAIWAN, R.O.C  
(886-2)8751-6751


File <b>MR055 / MR056</b>		
Size C	Document Number <b>MDC CNN</b>	Rev 0.2
Date Monday, August 27, 2007	Sheet 49	of 53



stuff

P/N:24-10966-51


For CPU Heat Sink



stuff

P/N:24-10966-51


For FAN



stuff

P/N:24-10732-21


For MDC



stuff

P/N:24-10732-21


For NB heat sink



stuff

P/N:24-11743-50






For mini car



Add on 5/7/07


Not stuff 8/16 for Robson  
P/N:24-11618-50

For Robson connector NUT



9/26 Change not connect to GND

COUPON4X2





<b>First International Computer, Inc.</b> 2/F, NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751			
File	<b>MR055 / MR056</b>		
Size	Document Number	Rev	
C	<OVP CKT>	0.2	
Date	Monday, August 27, 2007	Sheet	41 of 53

# EMI Solution

C682 : VGA\_VDD ---- P.51  
C681 : Q19 pin4 --- P.45  
C680 : R200 pin 1 -- P.46  
C679 : 3VDDA ----- P.48  
C678 : DCIN ----- P.47  
C677 : DCIN ----- P.47  
C676 : DCIN ----- P.47  
C675 : DCIN ----- P.47  
C674 : 3VDDA ----- P.48

C673 : 1.5VDDM ----- P.49  
C672 : 1.25VDDM ---- P.49  
C671 : 1.5VDDM ----- P.49  
C670 : 1.5VDDM ----- P.49  
C669 : DCIN ----- P.47  
C668 : ADPIN ----- P.46  
C667 : 1.05VDDM ---- P.50

		<b>First International Computer, Inc.</b> 9FL, NO.300, Yang Guang St.,Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
Title		Confidential	
MR055 / MR056			
Size	Document Number	Rev	
C	EMI Solution	0.2	
Date	Monday, August 27, 2007	Sheet	42 of 53

[illegible]

(10,12,15,17,20,22,27,29,31,33,35,37,45,48,51) 3VDDM

(10,20,24,26,30,31,33,35,40,46,48,50) 3VDDA



(21,46,48) PMU3V

(30,48) PMU5V

(46,47) BAT+

(46) REF33

# MR055/MR056 Power Block




<b>FI</b> First International Computer, Inc. 5FL NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751		
File	MR055 / MR056	
Size	Document Number	Rev
C	Power Block	0.2
Date	Monday, August 27, 2007	Sheet 44 of 53




## ACIN


## 5A 200mil



## ADPOUT1



## BATIN




5/31 modified


- (47) ADPIN ○ ADPIN
- (24,45,47,51) DCIN ○ DCIN
- (47) ADPOUT ○ ADPOUT
- (48) ADPOUT1 ○ ADPOUT1
- (10,20,24,26,30,31,33,35,40,43,48,50) 3VDDA ○ 3VDDA
- (21,43,48) PMU3V ○ PMU3V
- (47) PCCOUT ○ PCCOUT
- (47) DCIN+ ○ DCIN+
- (43,47) BAT+ ○ BAT+
- (43) REF33 ○ REF33

<b>First International Computer, Inc.</b> 2/F, NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751		
File	MR055 / MR056	
Size	Document Number	Rev
C	<AC-IN / Battery CNN>	0.2
Date	Monday, August 27, 2007	Sheet 46 of 53

# Charger




## DCIN




		<b>First International Computer, Inc.</b> 2FL NO.300, Yang Guang St., N. Taih 114 TAIPEI, TAIWAN, ROC (886-2)6751-6751	
		Title	
Size C	Document Number	Rev 0.2	
Date	Monday, August 27, 2017	Sheet	47 of 53


# 5VDDA/S/M, 3VDDA/S/M




## 5VDDS/5VDDM



## 3VDDS/3VDDM




- [illegible]


 <b>First International Computer, Inc.</b> 2FL NO.300, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title		
<b>MR055 / MR056</b>		
Size C	Document Number	Rev
	<b>&lt;3VDDA/S/M, 5VDDA/S/M &gt;</b>	<b>0.2</b>
Date:	Monday, August 27, 2007	Sheet 48 of 53



# VCORE\_GMCH



## 1.25VDDM




(24,45,48,50,8)	DCIN	○
(23,28,30,45,48,50,51)	5VDDA	○
(10,20,24,26,30,31,33,35,40,43,48,50,51)	3VDDA	○
(9,14,15,20,21,23,33,38)	1.5VDDM	○
(12,15,17,28)	1.25VDDM	○
(10,12,15,17,20,22,27,29,31,33,35,37,43,45,48,51)	3VDDM	○


<b>First International Computer, Inc.</b> 2FL, NO.300, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751	
File	MR055 / MR056
Size	Document Number
Customer	1.8VDD5 / 0.9VDDM
Date	Monday, August 27, 2007
Sheet	49 of 53
Rev	0.2

hexant@hotmail.com

# 200mil 1.8VDDS for DDR I / VCCP




## 0.9VDDM for DDR I




- (10,12,15,17,20,22,27,29,31,33,35,37,43,45,48,49,51) 3VDDM
- (8,9,11,14,15,17,21,23) 1.05VDDM
- (10,20,24,26,30,31,33,35,40,43,45,48,49) 3VDDA
- (23,26,30,45,48,49,51) 5VDDA
- (24,45,49,51) DCIN
- (12,18,19) DDR\_VREF
- (18,19) DDR\_0.9VDDM
- (12,14,15,18,19) 1.8VDDS

First International Computer, Inc.	
5FL AND 300 Yang Guang St., Neihu	
114 TAIPEI, TAIWAN, R.O.C.	
(886-2)8751-6751	
Confidential	
File	MR055 / MR056
Size	Document Number
C	VDD CORE
Date	Monday, August 27, 2007
Sheet	50 of 53





# VGACORE (Santa Rosa)







NOTE

MIC1IN, MIC2IN, INTERNAL\_MIC  
請包AGROUND



NOTE

HP\_L, HP\_R請包AGROUND




NOTE

USB WIDTH 5MILS,  
SPACING 7MILS,  
請包GROUND

For ESD, So, Please  
close to USB CNN

For ESD, So, Please  
close to USB CNN



SPDIF &  
HEADPHONE  
JACK

\*2/21 GND change  
AGND

<b>First International Computer, Inc.</b> 2F, NO.330, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751			
File: <b>MR055 / MR056</b>			
Size: C	Document Number: <b>AUDIO TRANSFER BOARD</b>	Rev: 0.2	
Date: Monday, August 27, 2007	Sheet: 52	of 53	

